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Abstract—This paper investigates the chattering and deadlock
behaviors of the proportional-integral (PI) controller with an
anti-windup (AW) limiter recommended by the IEEE Standard
421.5-2016. Depending on the simulation method, the controller
may enter a chattering or deadlock state in some combinations
of parameters and inputs. Chattering and deadlock are analyzed
in the context of three numerical integration approaches: explicit
partitioned method (EPM), execution-list based method (ELM),
and implicit trapezoidal method (ITM). This paper derives the
chattering stop condition for EPM and ELP, and analyzes the
impacts of step size and convergence tolerance for simultaneous
method. The deduced chattering stop conditions and deadlock
behavior is verified with numerical simulations.
Index Terms—Proportional integral (PI) controller, anti-
windup limiter, power system simulation, discontinuity.
I. PROBLEM STATEMENT
D ISCONTINUITIES in power system simulations areintricate problems that require careful handling. Anti-
windup (AW) limiter is one type of discontinuous component
for modeling the saturation of devices. The IEEE Standard
421.5-2016 [1] recommends a proportional-integral (PI) con-
troller block [2], [3] with an AW limiter [4]–[6] as shown in
Fig. 1, and the recommended implementation is as follows:
if y ≥ wmax ⇒ x˙ = 0, w = wmax ,
if y ≤ wmin ⇒ x˙ = 0, w = wmin ,
otherwise ⇒ x˙ = Kiu, w = y, y = Kpu+ x .
(1)
The uniqueness of this model is that the AW limiter on the
integrator is conditional, depending on the hard limiter status.
The differential-algebraic equation (DAE) formulation intro-
duces one differential variable x and two algebraic variables,
y and w, as follows:
x˙ = ziKiu ,
0 = (Kpu+ x)− y ,
0 = (ziy + zlwmin + zuwmax)− w .
(2)
It is common to use boolean variables to implement the AW
effect and use a piecewise equation to set the hard limits [7],
This work was supported in part by the Engineering Research Center Pro-
gram of the National Science Foundation and the Department of Energy under
NSF Award Number EEC-1041877 and the CURENT Industry Partnership
Program.
H. Cui, and F. Li are with the Department of Electrical Engineering and
Computer Science, The University of Tennessee, Knoxville, TN, 37996, USA.
Email: fli6@utk.edu.
Y. Zhang is with Argonne National Laboratory, Lemont, IL, 60439 USA.
F. Milano is with University College Dublin, Belfield, Ireland.
u
x˙ x
y w
wmax
wmin
1
Kp
Ki s
+
+
Fig. 1. IEEE Standard 421.5-2016 PI model with conditional AW integrator.
TABLE I
EQUATION SETS DEPENDING ON THE ENTERING LIMITER STATUS
zi = 0 zi = 1
x˙ = 0 x˙ = ziKi
0 = (Kpu+ x)− y 0 = (Kpu+ x)− y
0 = (zlwmin + zuwmax)− w 0 = y − w
[8]. Variables zi, zu and zl represent within, hitting the upper
limit, and hitting the lower limit, respectively.
Chattering means excessive limiter switching in a finish-able
simulation, while deadlock means indefinite switching within a
time step that halts a simulation. Depending on the controller
parameters and inputs, this implementation may cause chat-
tering or deadlock in simulations [9]. Qualitatively, consider
the proportional and the integrator outputs are in different
directions when the integrator is to about to be unlocked. If the
integrator output exceeds the proportional one in magnitude,
the hard limiter will become binding. The integrator could be
disabled and enabled back and forth, causing issues until the
proportional changes become dominating.
In fact, (2) can be split into two sets of equations, based
on the limiter state, given in Table I. Chattering or deadlock
happens if the solutions do not satisfy the entering limiter
status. In such s scenario, the limiter status will toggle, and
the other set of equations will be solved. Since the switching
of equations are discontinuous, when the limiter status keeps
toggling, the numerical solutions will jump back and forth.
Chattering or deadlock is determined by the applied numeri-
cal integration method. Two numerical integration methods are
widely used for power system simulation, namely, the explicit
partitioned method (EPM) and the implicit trapezoidal method
(ITM). Additionally, the execution list-based method (ELM)
adopted in Simulink is also commonly used for block-based
modeling and simulation.
This paper analyzes the chattering and deadlock behav-
iors under the three above-mentioned integration methods.
Section II discusses workflows of integration methods and
impacts on the PI controller simulation. Section III discusses
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the chattering behavior using the EPM and ELM. Section IV
discusses the deadlock using ITM and the impacts of step size
and convergence tolerance. Section VI concludes the finding.
II. NUMERICAL INTEGRATION WORKFLOWS
As seen in Fig. 1, the integrator state variable is dependent
on the output y, an algebraic variable. The equation evaluation
workflow of integration methods will directly affect the chat-
tering and deadlock behaviors of the controller. Three most
commonly used methods for power system transient dynamic
simulation are discussed in the following.
1) Explicit Partitioned Method (EPM): algebraic equations
that approximate fast electromagnetic transients are first
solved, followed by the integration of differential equa-
tions using an explicit formula [10]:
0 = g(xt,yt+h,ut+h) ⇒ solve for yt+h ,
x˙t+h = f(xt,yt+h,ut+h) ⇒ solve for xt+h , (3)
where x, y, and u are the states, algebraic variables,
and discrete states, respectively. To simulate from t to
t + h, the two equation sets in (3) are solved sequen-
tially. Although iterations can be applied until yt+h
and xt+h stop changing, iterative implicit methods offer
better numerical stability when iterative approaches are
needed. The non-iterative EPM is the most commonly
used method in commercial simulation tools.
2) Implicit Methods: the differential equations are solved
along with algebraic equations:
0 = g(xt+h,yt+h,ut+h) ,
0 = x˙t+h − f(xt+h,yt+h,ut+h) .
(4)
There are a variety of implicit methods utilized in power
systems, being the implicit trapezoidal method (ITM) the
most popular one [11]. The ITM applied to (4) leads to:
0 = g(xt+h,yt+h,ut+h) ,
0 = xt+h − xt − 0.5h(f(xt+h,yt+h,ut+h)− ft) ,
(5)
where xt and ft = f(xt,yt,ut) are the known vectors
of state variables and differential equations, respectively,
evaluated at step t. Due to robustness and generality,
ITM is also widely adopted in both open-source [12],
[13] and commercial tools.
3) Execution List-based Method (ELM): algebraic and dif-
ferential equations are solved sequentially for each
block. Blocks are solved sequentially as defined in the
execution list [14]. Equations are not grouped like in
a power system simulation tool. Rather, the evaluation
sequence is based on the data flow specific to the model.
For example, to integrate from t to t + h for the PI
controller under discussion, ELM evaluates x˙t+h, xt+h
(based on zi,t), yt+h (with the corresponding zi,t+h),
and wt+h in sequence, based on (2). ELM has the
advantage of fully representing the control logic and
signal flow in digital controllers.
It is worth mentioning that ELM and the non-iterative form
of EPM introduce a “delay” equal to the time step h between
x and y. Implicit methods are iterative for nonlinear systems
and can guarantee solutions to satisfy all equations for each
step, but they may show convergence issues for discontinuous
right-hand side equations, i.e. when the equations model
anti-windup limiters. Due to the workflow and stop criteria,
chattering can only happen when solved with non-iterative
methods, while deadlock can only occur with iterative ones.
Following sections study the conditions in which chattering
or deadlock can be stopped or avoided. All following analyses
start from a generic time t−h and consider a decreasing input
(u < 0 in the proximity of t− h). We also assume the output
yt−h is at the upper limit that initially locks the integrator.
III. PI CONTROLLER CHATTERING
A. Chattering with Explicit Partitioned Method
The most relevant characteristic of EPM to the PI controller
is that the change in output y can unlock the integrator for
the current time step. However, the change in state x is only
reflected at the next time step. Based on the assumptions in
Section II, initial conditions in EPM are given by:
yt−h = Kput−h + xt−2h = wmax ,
⇒ zi,t−h = 0 & xt−h = xt−2h . (6)
At time t, as u decreases, yt drops below the upper limit,
unlocking the integrator for time t, as given by:
yt = Kput + xt−h = yt−h +Kp∆ut < wmax ,
⇒ zi,t = 1 & xt = xt−1 + ∆xt , (7)
where the unlocked limiter will be reflected in xt, as well as
in yt+h due to the “delay” in EPM.
For the subsequent time steps, if the output yt+kh (k =
1, ..., N ) do not return to wmax, the controller is considered
to have stopped chattering. For the immediate next step t+h,
the condition is given by (8).
yt+h = yt−h +Kp(∆ut + ∆ut+h) + ∆xt < wmax ,
⇒ Kp(∆ut + ∆ut+h) + ∆xt < 0 .
(8)
Since ∆xt is integrated from x˙t, which only depends on
ut, ∆xt will evaluate to hKiut regardless of the integration
formula. The generalized condition for the subsequent step
t+ kh, where k is the number of steps ahead, is given by
Kp
k∑
i=0
∆ut+ih + hKi(kut +
k−1∑
i=0
k∆ut+ih) < 0 . (9)
Equation (9) must hold for a sufficient number of steps to
avoid chattering. Note that it depends on the initial condition
and trajectory of ut and is case-specific. When such condition
is satisfied, the integrator will not become locked again after
being unlocked.
B. Chattering with Execution List-based Method
ELM is different from EPM in the equation evaluation
sequence. Since the integrator outputs to the summation block,
state xt is integrated based on zi,t−h, which is from the
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Fig. 2. The inner iterative integration loop for numerical integration.
previous time step, before calculating yt. The initial conditions
for ELM at t− h are given by
yt−h = Kput−h + xt−h = wmax, and zi,t−h = 0 . (10)
At time t, the output yt is given by (11)
xt = xt−h
yt = yt−h +Kp∆ut < wmax, and zi,t = 1 .
(11)
Similarly, yt+h needs to remain smaller than wmax.
xt+h = xt + ∆xt+h ,
yt+h = yt−h +Kp(∆ut + ∆ut+h) + ∆xt+h < wmax .
(12)
The comparison between (12) and (8) shows that state x in
ELM is one step ahead in terms of the differential variable.
Similar to (9), (13) needs to hold for sufficient steps starting
from k = 1 to exit chattering.
Kp
k∑
i=0
∆ut+ih + hKi(kut +
k∑
i=1
k∆ut+ih) < 0 . (13)
IV. PI CONTROLLER DEADLOCK
The PI controller may enter a deadlock state when simulated
with ITM, which implements an inner iteration loop. Fig. 2
shows the inner iteration loop for one integration step. Hard
limiter status is based on the input and updated before equa-
tion evaluation. Anti-windup limiter equations are dependent
on both variables and equations and are thus updated after
equation evaluation.
Suppose at time t−h, the input and output satisfy conditions
Input: u > 0, u˙ < 0
Output:
{
w = wmax ≤ y
zu = 1, zi = zl = 0
(14)
At time t, the integrator is disabled for the first iteration,
and deadlock will happen if iterations meet the conditions:
• If the input decreases to a value that renders y < wmax.
Iterations will continue due to the increment for y. As a
result, the AW will be enabled for the next iteration.
• Next, if the integrator output is so large that y ≥ wmax.
Iterations will continue due to the increment for y and
w. As a result, the AW will be disabled again.
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Fig. 3. Illustration of a deadlock. Iteration number starts from zero, and
values at the beginning of the corresponding iteration are plotted.
In such a scenario, the iteration will continue until the max-
imum iteration number Niter is reached, without converging
to a solution. Deadlock of the controller occurs when the ITM
fails to integrate for a given time step continuously. During
the deadlock, the equations that get solved switches between
the two sets as given in Table I.
Fig. 3 illustrates a deadlock using a step size of 10ms. The
decrease in u is reflected after iteration zero, which unlocks
the integrator for iteration one. At iteration one, the increment
from the integrator is so large that y exceeds wmax, causing the
integrator to lock again for iteration two. For each iteration,
since the post-solution limiter status is different from the
pre-solution status, this process will continue until Niter is
exhausted without converging.
A. Impact of Integration Step Size
When non-convergence happens, an ITM solver can de-
crease the step size based on predefined criteria [11]. This
variable step size approach is commonly used because soft-
ware can take advantage of the numerical stability of ITM by
using a larger size for most cases and shrink it when necessary.
The technique, however, does not reduce the occurrence of
deadlock. Consider a generic iteration i of simulation time t,
y
(i)
t satisfies
y
(i)
t = Kput + x
(i)
t ,
where x(i)t =
{
xt−h if zi,t = 0 ,
xt−h + ∆x
(i)
t if zi,t = 1 ,
(15)
where ∆x(i)t is the increment for iteration i. To avoid deadlock,
if the integrator is unlocked at iteration i, y(i+1)t should stay
below wmax to remain the integrator unlocked. Therefore,
y
(i+1)
t = Kput + x
(i+1)
t
= yt−h + (Kp∆ut + ∆x
(i+1)
t ) < wmax ,
⇒ Kp∆ut + ∆x(i+1)t < 0 ,
(16)
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applying ITM on (16) and observing that x˙t−h = 0, and ut >
0, the step size needs to satisfy (17) to avoid deadlock.
h < −(2Kp/Ki)(∆ut/ut) . (17)
If we assume u is the output of a low-pass filter and is thus
differentiable, applying ITM on (16) yields
h(u˙t + u˙t−h) < −2(Kp/Ki)(u˙t + u˙t−h)− 2ut−h . (18)
Note that u decreases in the proximity of t− h, hence (u˙t +
u˙t−h) < 0. Dividing (18) by u˙t + u˙t−h yields
h > −2(Kp/Ki)− 2ut−h/(u˙+ u˙t−h) . (19)
(19) shows that the step size needs to be greater than
a minimum value to remain unlocked. The variable step
techniques, however, are designed to decrease the step size
when non-convergence happens. This explains why in the
case of deadlock, the simulation program cannot improve the
convergence by reducing the step size. On the other hand, the
integration step size has to be adequately small for systems
with fast dynamics. As will be shown in Section V, the
minimum step size to avoid deadlock given in (19) can be
too large to achieve. Therefore, in some combinations of
parameters and inputs, deadlock could be inevitable because
the step size condition cannot be achieved.
B. Impact of Convergence Tolerance
Convergence tolerance also affects the deadlock in terms of
the iteration exit condition. As shown in Figure 2, the inner
Newton iteration will be deemed converged if the maximum
variable increment is smaller than the tolerance . It explains
why even if the step size in (17) is not achievable, ITM can
still converge.
Consider a deadlock scenario at time t that after iteration
i− 1, the integrator is unlocked. The maximum increment, if
we omit the subscript t, is given by
max
({
|∆x(i)|, |∆y(i)|, |∆w(i)|
})
, (20)
where, |∆y(i)| = |∆x(i)|, and
∆w(i) = |y(i) − wmax|
≤ |(wmax + ∆x(i))− wmax| = |∆x(i)| . (21)
Applying ITM and observing x˙t−h = 0, ∆x
(i)
t is given by
∆x
(i)
t = 0.5hx˙
(i)
t , (22)
where x˙(i)t (i ∈ [0, Niter]) toggles between 0 and Kiut. The
deadlock can exit only when the increment for iteration i is
smaller than , given by
|∆x(i)t | = |0.5hKiut| <  , (23)
which indicates that, for a fixed step size, a temporarily lift
in tolerance can be implemented to stop the deadlock. On the
other hand, given a fixed tolerance, (23) allows to calculate
the maximum allowed (i.e., adequately small) step size to stop
deadlock with a variable step approach.
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Fig. 4. Simulink verification of the chattering stop condition.
V. SIMULATION VERIFICATION
Numerical simulations in Simulink and ANDES [13] are
performed to verify the analyses. Simulations are performed
on a standalone PI controller as recommended by the IEEE
standard. The PI controllers parameters are from [9] with
Kp = 1, Ki = 20, and
u˙ =
{
−1 2 < t < 6 ,
1 otherwise.
(24)
Substitute parameters into (9) and (13) under step size h =
10−3 and enumerate k from 1 to 10, we can obtain the input
value starting from which the controller can remain unlocked.
Calculations show that for EPM and ELM, u need to
drop below 0.0595 and 0.0605, respectively, to prevent the
integrator from switching back to the locked state. Numerical
integration in Simulink using ODE1 verifies the calculation,
as shown in Figure 4. It can be observed that the last
relocking happens when the input drops to 0.0605. When the
input further decreases, the controller gets unlocked and stays
unlocked thereafter.
For ITM, the initial step size h and the convergence
tolerance  are both set to 10−3. A heuristic algorithm for
adjusting the step size is employed. The algorithm is based on
the following rules:
ht+h =

ht + 10
−6 if Nt ≤ 3 ,
ht − 10−6 if Nt ≥ 15 ,
ht otherwise ,
(25)
where Nt is the number of iterations taken to converge for
a generic time t. The theoretical minimum step size to avoid
deadlock from (19) is hmin = 0.1915. Compared with the
cycle time of a 50/60 Hz power system, this step size is
apparently too large for systems under disturbance.
Simulation results using ANDES [13] are shown in Fig. 5.
When the deadlock begins at t = 3.709 s, the input value
ut = 0.2915.
Next, Using (23) and a step size cap of 10−3, the step size
needs to satisfy h < 0.3431 ms to exit deadlock. Figure 6
shows the step size change and verifies the calculation.
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Fig. 5. PI controller deadlock and variable values using ITM.
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Fig. 6. Integration step size adjustments using ITM.
VI. CONCLUSIONS
This paper investigates the chattering and deadlock issue of
the PI controller recommended by the IEEE Standard 421.5-
2016 under three most commonly used numerical integration
methods. For the non-iterative EPM and ELM, the chattering
issue is discussed with the chattering stop conditions deduced,
respectively. For the iterative ITM, the deadlock caused by
non-convergence of the inner Newton iteration loop is ex-
plained. The impacts of step size and convergence tolerance
on the ITM deadlock are also discussed.
The most interesting conclusion from the analysis is that,
for some combinations of parameters and inputs, deadlock is
inevitable since the step size requirement to avoid deadlock
cannot be achieved. However, after shrinking the step size
using the variable step approach, ITM will exit the deadlock
once the convergence tolerance is satisfied.
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